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ABSTRACT
A new circuit configuration for an MOS four-quadrant analog multiplier
circuit is presented. It is based on the square-law I-V characteristics of
the MOS transistor. Linearity is better then 0.14 % for an output swing of
36 % of the supply current. The bandwidth is from de to above 1 MHz.
INTRODUCTION
Four-quadrant analog multipliers are very useful building blocks in many
circuits such as adaptive filters, frequency-shifters and modulators.
Analog multipliers have got severe attention in bipolar technology [1].Even
in CMOS technology, multipliers using (lateral) bipolar transistors have
been reported [2]. Until now only a few CMOS multiplier designs have been
published. Single-quadrant multipliers have been reported in [3] and [4].
In [5] and [6] four-quadrant multipliers using switched capacitor
techniques have been described. A continuous-time CMOS multiplier has been
presented by Soo and Meyer [7]. Basically their circuit approach is a
translation of the well-known bipolar circuit concept described by B.
Gilbert [1]. In this paper we report a new approach for a four-quadrant
analog multiplier which is realised in CMOS technology. This multiplier
relies on the quadratic drain current-gate voltage characteristics of MOS
transistors operated in saturation. First a novel voltage controlled linear
V-I convertor is explained. Combining two of these circuits results in a
two-quadrant multiplier, while again duplicating this circuit yields a
four-quadrant multiplier circuit.
BASIC VOLTAGE CONTROLLED V-I CONVERTOR
Consider the circuit of fig. 1. Although the circuit has been realised in
PMOS as is also shown in the circuit schemes, the derivation below uses the
NMOS equations for reasons of simplicity. All devices have the same
geometry and operate in the saturation region. Using the simple square-law
characteristic:
Jh = K (VCTQ * vf)2 (1)d gs t
the current difference (I^-Ip) can be written as
I. - I = K (V + V.- 2V. ) (VM - V.) . (2)1 r gs3 gs1 t gs3 gs1
Under the condition of
(Vgs3+ Vi " 2V = constant . (3)
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equation (2) describes a linear relation between (Ii~Ir) and
^gs3""vgs1 ) . As wiH be clear from fig. 1:
and it follows
Id1 - Id2
So
V1 s Vgs1 = Vgs2
(V + V - 2V.) » (V +V - 2V. ) - V0 - 2V,. ,gs3 gs1 t' gs3 gs2 t' 2 t ' (4)
where
V2 . Vg2 = Vgs3 + Vgs2 (see fig. 1),
By keeping the gate voltage of M2 at a constant voltage V2 with respect
to ground, condition (3) is fulfilled. Equation (2) can now be rewritten as
(I1-Ir) = K {V22- 2Vt Y2 + 2V1 (2Vt - V2)} (5)
Apart from the term K (V2-2V^) V2, equation (5) shows a linear
relationship between (Ii~Ir) and v1 . The conversion factor can be
controlled by V2. For proper operation it is required that
V > V1 t and V2 > V1 + (V1-Vfc)/A (6)
with A a constant accounting for the body-effect (A=1.1 to 1.3).
THE MULTIPLIER
Duplication of the circuit of fig. 1 and cross-coupling the output currents
results in the circuit of fig. 2 in which the same voltage is applied to
the V2 terminals. We may now write for the output current difference:
1 r 2K (V2 - 2Vt) (V^ - V^ (7)
This represents a two-quadrant multiplier. Note that the nonlinear
quadratic term from the V2 input has disappeared. By again duplicating
this circuit and cross-coupling the output currents (fig. 3) a four-
quadrant multiplier is obtained. The output current difference is now
described by
1 r 2K (V2-V2f) (V^ - V (8)
justified
PERFORMANCE ANALYSIS
For simplicity the analysis above assumes first order MOST theory. SPICE
simulations of the circuit of fig. 3 showed a total harmonic distortion of
less then 0.1% at 90$ of full scale input swing. Although such simulation
results have to be considered with ample wariness, they
realisation of a prototype circuit.
The current efficiency has been estimated along the following
properly biasing the condition (6) has to be fulfilled. If
vi2m are the maximum peak to peak signal voltages at the V-j
V2 input then the minimum bias voltage at these terminals are:
line.
Vilm
For
and
and the
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V1dc - Vt + °-5 Vi1m ¦
V2dc = °-5 Vi2m + Vt + Vi1m + (VVi1m)/A ~ VA "
i2m t lim
Then the total supply current is given by
^.^ 4K Í (0.5 Vi1m)2 + (0.5 V, + (0.5+1/A) V.-V.)2 .sup lim i2m lim t
If the maximum input voltages are applied, the output current is:
out,pp 1 r lim i2m
The current efficiency Iout,pp/*sup is optimal for Vilm=vi2m=Vt
and in that case I0ut ,pp/'Isup=^0í.
EXPERIMENTAL RESULTS
Fig. 4 shows the die photograph of the four-quadrant multiplier. This IC
was fabricated in the IC processing facility of Twente University of
Technology, using a retrograde twin well CMOS procès. As this procès has
isolated n-wells, the circuit has been realised in PMOS because now the
body-effect could be reduced by connecting the well-substrate to the
source. The threshold voltage is -0.6 V. All devices have the same
geometry: W=120 yin, L=10 um.
Fig. 5 shows the performance of the multiplier as a frequency doubler; the
input signals are two in-phase sine waves of 3.5 V p-p. The output is a
sine wave of twice the input signal frequency and has a magnitude of 44 mV
p-p measured over a 100 ß load resistor, i.e. an output current of 0.44 mA
p-p. The total supply-current was 2.0 mA.
Fig. 6 shows the multiplier performance as a modulator. A 3-5 vp-p
triangle wave was applied to the V-j inputs and a 3*8 Vp-p sine wave was
applied to the V2 input. The output current amplitude measured in a 100 Q
load resistor was 0.9 mA p-p. The total supply-current was 1.0 mA.
With a 3 V de voltage applied to the V-j input the multiplier was used as
a linear gain control circuit. The total harmonic distortion was measured
as a function of the current-efficiency I0ut jpp^sup» by varying the
magnitude of a 1 kHz sine wave applied to the V2 input. Fig. 7 shows the
result. Fig. 8 shows the spectrum of the output signal with a 1 kHz sine
wave of magnitude 1.7 Vp-p. The output current was 0.6 mA p-p in a 100 Q
load resistor. The second and third harmonic are both 60 dB below the
fundamental.
The frequency response measured with a load resistor of 100 Q and a load
capacitor of 50 pF was from de to above 1 MHz.
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CONCLUSIONS
An extremely simple and compact design for a CMOS four-quadrant multiplier
circuit is presented. The circuit is based on the square-law characteristic
of the MOS transistor in saturation. The measured total harmonic distortion
was 0.14$ at a current efficiency I0ut/Isup of 36$. The bandwidth of
the circuit with a load resistor of 100 C1 and a load capacitor of 50 pF was
1 MHz.
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Fig. 1 The voltage controlled V-I converter. Fig. 2 Two-quadrant multiplier.
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Fig. 3 Four-quadrant multiplier.
Fig. 14 Microphotograph of the circuits, showing two circuit realisations
of the circuit of fig. 3. On the right hand the MOST's of the
circuit have W/L - 120/10, on the left hand the circuit is
realised with W/L - 10/10. In the middle are some transistors for
test purpose.
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Fig. 7 The total harmonio distortion as a function of
the current efficiency I0ut/Isupply .
Fig. 8 Spectral content of a sine wave
at the output of the multiplier.
